# LOK JAGRUTI UNIVERSITY (LJU)

# INSTITUTE OF ENGINEERING & TECHNOLOGY

### **Department of Artificial Intelligence & Machine Learning Engineering (704)**

### $Bachelor\ of\ Technology\ (B.E.)-Semester\ \textbf{-}\ IV$

Course Code:	017043493
Course Name:	Computer Organization & Architecture
Category of Course:	Professional Core Course (PCC)
<b>Prerequisite Course:</b>	Digital Electronics (017043391)

Teaching Scheme				
Lecture (L)       Tutorial (T)       Practical (P)       Credit		Credit	<b>Total Hours</b>	
4	1	0	5	50

		Syllabus				
Unit No.	Торіс	Prerequisite Topic	Post requisite Topic	Teaching Hours		
0.4	Data Representation					
01	1.1 Fixed Point Representation 1.2 Floating Point Representation			(02%)		
	Register Transfer and Micro-operations  2.1 Register Transfer Language		1			
02	2.2 Bus and Memory Transfers	Multiplexers, Decoders (017043391- Unit-6.1,6.2)	Microprocessor-8086 (017043501- Unit-2.1,2.2,2.3)	5 (10%)		
	2.3 Arithmetic, Logic and Shift Micro-operations	Binary Arithmetic and logical operations				
	2.4 Arithmetic Logical Shift Unit	(017043391- Unit-2.1, 2.2), Adders (017043391-Unit-5.2, 5.3, 5.4)				
	Basic Computer Organization	(1 11 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
	3.1 Instruction Codes, Computer Registers					
02	3.2 Computer Instructions			(120/)		
03	3.3 Instruction Cycle	Computer Registers (017043493 - Unit-		(12%)		
	3.4 Timing and Control	3.1), Computer Instructions (017043493 - Unit-3.2)				
	Basic Computer Design					
	4.1 Memory and Register-Reference Instructions			4		
04	4.2 Input-Output Instructions			(08%)		
	4.3 Interrupt Cycle		Microprocessor8086 (017043501-Unit-5.2)			
	Programming the Basic Computer					
	5.1 Machine Language, Assembly Language		Microprocessor-8086 (017043501-Unit-3.1)			
0.	5.2 Assembler, First Pass, Second Pass	Assembly Language (017043493 - Unit-		8		
05	5.3 Program Loops	5.1) Assembly Language (017043493 - Unit-		(18%)		
	5.4 Subroutines	5.1), Program Loops (017043493 - Unit- 5.3)				
	5.5 General Register Organization, Stack Organization					
	Central Processing Unit					
06	6.1 Instruction Formats, Addressing Modes	Computer Instructions (017043493 - Unit-3.2)		8 (12%)		
00	6.2 Data Transfer and Manipulations, Program Control	Computer Instructions (017043493 - Unit-3.2)		(12/0)		
	6.3 RISC Computer, CISC Computer	3.2)		_		
	Pipeline Processing					
	7.1 Parallel Processing, Flynn's classification, Pipelining			5		
07	7.2 Arithmetic Pipeline	Disabiliti (017040400 N. 1. 7.4)		(10%)		
	7.3 Instruction Pipeline 7.4 RISC Pipeline	Pipelining (017043493 - Unit-7.1)		-		
	Computer Arithmetic					
08	8.1 Integer Numbers: Sign-Magnitude, 1's complement,	Dinama Anidamadia and 11 11 11 11 11		2		
Uδ	2's complement	Binary Arithmetic and logical operations (017043391- Unit-2.1, 2.2)		(05%)		
	8.2 Addition and Subtraction					
	Memory Organization					
	9.1 Multiplication Algorithms (Booth Multiplication Algorithm), Division Algorithms	ROM (017043391- Unit-9.1)		6		
09	9.2 Memory Hierarchy, Main Memory, Auxiliary Memory			(14%)		
	9.2 Associative Memory					
	9.3 Cache Memory					
	Input-Output Organization			4		
10	10.1 Input-Output Interface, Asynchronous Data Transfer			(09%)		
	10.2 Memory Mapped I/O, I/O mapped I/O, Modes of Transfer, Priority Interrupt					

1

P:

0

# Proposed Theory + Practical Evaluation Scheme by Academicians (% Weightage Category Wise and it's Marks Distribution)

Note: In Theory Group, Total 4 Test (T1+T2+T3+T4) will be conducted for each subject.

T:

Each Test will be of 25 Marks.

L:

Each Test Syllabus Weightage: Range should be 20% - 30%

4

Group (Theory or Practical)	Group (Theory or Practical) Credit	Total Subject Credit	Category	% Weightage	Marks Weightage
Theory	5		MCQ	45%	45
Theory			Theory Descriptive	15%	15
Theory			Formulas and Derivation	0%	0
Theory			Numerical	40%	40
Expected Theory %	100%	5	Calculated Theory %	100%	100
Practical			Individual Project	0%	0
Practical	0		Group Project	0%	0
Practical			Internal Practical Evaluation (IPE)	0%	0
Practical			Viva	0%	0
Practical			Seminar	0%	0
Expected Practical %	0%		Calculated Practical %	00%	00
Overall %	100%			100%	100

Course	Outcome
1	Understand the basic structure and gain knowledge about various functional units of digital computer.
2	Understand the instruction cycle, assembler unit and apply the set of instructions for creating assembly language programs.
3	Analyze instruction operations and evaluate the processor performance using parallel processing.
4	Analyze the organization of memory and understand the basics of I/O.
Suggest	ed Reference Books
1	M. Morris Mano, Computer System Architecture, Pearson
2	M. Morris Mano, Digital Logic and Computer Design, PHI
3	Andrew S. Tanenbaum and Todd Austin, Structured Computer Organization, Sixth Edition, PHI
4	M. Murdocca & V. Heuring, Computer Architecture & Organization, WILEY
5	John Hayes, Computer Architecture and Organization, McGrawHill

List of Open Source Software/Learning website		
1	https://onlinecourses.nptel.ac.in/noc21_cs61/preview	
2	web.stanford.edu/class/ee282/	